1 BCM datasheet errata. the BCM Broadcom specifies the reserved bits the other way around: “Write zeroes, read: don’t care”. Read about ‘Broadcom: Datasheet for BCM ARM Peripherals’ on element14 .com. Broadcom: Datasheet for BCM ARM Peripherals. If you have been following Raspberry Pi project, you may have noticed the dearth of documentation related to Broadcom processors.
|Published (Last):||12 November 2014|
|PDF File Size:||10.55 Mb|
|ePub File Size:||11.52 Mb|
|Price:||Free* [*Free Regsitration Required]|
Raspberry Pi Releases BCM2835 Datasheet for ARM Peripherals
There is a space in ” full ” that would hint at that the word “half” was taken away. The I2C section on page 34 mentions MHz as a “nominal core clock”.
This had lead to a confusing picture. Retrieved from ” https: Many datasheets specify “write: This shows a bit pattern of as alternative function 3. Broadckm 1 should be: The quality of the datasheet is high. Navigation menu Personal tools Log in Request account. The CDIV value is documented as “must be a power of 2”. They should both read “If this bit ncm2835 no new symbols will be Some of the tables from the datasheet have been reproduced here.
BCM datasheet errata –
Possibly the “choice” hasn’t bc,2835 specified. I dunno the official answer to this, but the community-written SPI drivers here and here set them both at the same time. This is not true. Introduction This test application is intended to present a simple to understand user space test application that can be used to control the output of the Raspberry PI I2S bus.
The register reads as 0x after reset. There is amiguity on what register bits can be modified while the I2S system is active.
I think- not confirmed. The mashing dividers are build such that clock artifacts should be pushed out of the audio frequency domain.
If 1 the receiver shift register is NOT cleared. The partial datasheet was published here: Two bits high would be consistent with TX empty and RX empty. Under rare situations this may result in “lost” clocks while MOSI still shifts out the data!
There is a bug in the I2C master that it does not support clock stretching at arbitrary points. I strongly suspect that the CDIV counter is only 14 bits wide.
BCM Datasheet(PDF) – Broadcom Corporation.
The bottom bit doesn’t work as per specifications, and because the “0” results inthe top bit doesn’t either. This is from Geert Van Loos at the page below:.
Does this mean, that the SYNC bit can also be changed at runtime as well? Not really an erratum, but not worth it to make a whole page for this. This does not match the diagram on page – which shows this function is selected with alternative function 4.
If you expand the hardware the hardware may be enhanced and do “different things” if you write ones to the previously “reserved” bits. Another hint is that it says that the bit clears when “sufficient” data is read from the FIFO. And by specifying “read: Allusions to the APB clock domain are made. A detailed analysis of this bug can be found at http: Therefore, the aim of this small test application project is to:. Not as “half the maximum”.
Broadcom specifies the reserved bits the other way around: