2N Transistor Datasheet, 2N Equivalent, PDF Data Sheets. MOSFET. Parameters and Characteristics. Electronic Component Catalog. 2N 2N JANTX. JANTXV. ABSOLUTE MAXIMUM RATINGS (TA = + C unless otherwise noted). Parameters / Test Conditions. Symbol. Value. Units. 2N datasheet, 2N circuit, 2N data sheet: MICROSEMI – N- CHANNEL J-FET Qualified per MIL-PRF/,alldatasheet, datasheet.

Author: Zujin Kisar
Country: Mongolia
Language: English (Spanish)
Genre: Health and Food
Published (Last): 26 September 2017
Pages: 205
PDF File Size: 7.70 Mb
ePub File Size: 9.39 Mb
ISBN: 569-5-81470-606-6
Downloads: 34444
Price: Free* [*Free Regsitration Required]
Uploader: Fezragore

Can be connected as a voltge doubler to generate output voltage of – 1 8. Log into MyON to proceed. Operating temperature range Ta: MHz Instruction Time Min. Bookmarks Bookmarks Digg del. Standard Cell Library 2.

Harris Semiconductor Literature Department P. Low leakage threshold and trigger inputs allow use of higher impedance RC timing components for extra long time delays. For operation with Aor pP control bus: ICM 1 0fiA operating current. Conformance testing is optional and required for full compliance. A behavioral model, compatible with the Harris MIMIC logic simulator, allows designers to debug device hardware and software through rapid simulation.

The effect of predicted or actual routing capacitance fed back by the layout datashert also be included. In addition, two word stacks, stack controller, interrupt controller, and COP watch- dog have been added.

JL, M44, PL 1. For features, see ICLS.

PUTs feature low leakage and peak point current together with low forward voltage. Output edges are monotonic through the TTL switch point with fully populated backplanes. This check can be incremental, in which the check is performed on those portions of dattasheet layout that have been constructed or changed since the last check, or it can be done on the entire layout.


If you agree to this Agreement on behalf of a company, you represent and warrant that you have authority to bind such company to this Agreement, and your agreement to these terms will be regarded as the agreement of such company. Anyone here have any information as to the specs for it?

Oh, and welcome to the place! ICM Has brightness adjustment. Dl also eliminates the leakage and minimizes the capacitance effects associated with the substrate. The Design Compiler enables ASIC designers to optimize logic for either maximum speed, minimum area, or any combination of these requirements. Netlists can also be imported from a wide range of industry-standard tools, including: The toolset also contains a complete statistical description of the process being used, allowing a comprehensive statistical analysis of circuit performance using Monte Carlo procedures.

Sink current ranges from 48 milliamperes to 64 milliamperes depending on product type. Specifications are limit values unless noted as typical. Rochester Contact Sales Office. The design package supports the entire design process from design capture through physical layout. Its instruction set is object-code compatible with the 80C51 and machine cycle equivalent. Each wafer undergoes extensive reliability and perform- ance qualification.

I suspect this is an obsolete National Semiconductor part.

The libraries support commercial, industrial and military applications. And between you and DrGonz, I’m looking a little weak on the searching side.


Full text of “harris :: dataBooks :: Harris Product Selection Guide”

Protects power device from over-dissipation over-current trip Pin1. Each die is DC tested and visually inspected prior to packaging and shipment.

Burn-In and additional testing are added to the comprehensive real-time con- trols and test procedures carried out on standard product. Harris provides an extensive library datasyeet standard cells and supercells each designed to provide a specific logic function.

Last edited by DrGonz78; at Expandable with no speed degradation.

2N4093 Datasheet

Ratings and characteristics for these types differ in some aspects from the standardized data for the A- and B- series types. After an option is selected, a symbol and simulation datssheet are automatically created and placed in the design hierarchy for later use. The CDB-series ICs incorporate the latest improvements in processing technology and plastic and ceramic packaging techniques.

Specific design features for CMOS devices and the perform- ance advantages of CMOS technology provide the logic system designer with the capability to achieve outstanding performance, excellent reliability, and simplified circuitry in a wide variety of equipment designs.

Such license agreement may be a “break-the-seal” or “click-to-accept” license agreement. For data see OP Amp Section.

Wide supply range 20V to V.